An Application of Shift Register CCDs
Introduction
The Charge-Coupled Device (CCD) analog memory is one of the recent products of continuing technological progress in semiconductor component development. Basically, such a CCD consists of a number of contiguous cells together with a mechanism for transferring electrical charge from one cell to the next.
During the transfer process, the amplitude, or quantity of charge is preserved. Thus, the CCD in effect behaves as an analog shift register. An Figure 2 shows an example of a part of a system using CCDs in this way. Here, 16 CCDs are connected to 16 wires of a chamber. While searching for an event, the transfer clock runs at a read-in frequency of 20 MHz. Thus, the instantaneous amplitude of each wire signal is input to its CCD every 50 nsec. After n x 50 nsec, where n is the number of CCD cells, the signal reaches the output of the CCD and is lost. When an event occurs, a secondary trigger is generated soon thereafter. The speed of the transfer clock is then slowed to the read-out frequency. In Fig. 2 0018-9499/78/O200-0730$00.75 voltage) to vary linearly with time during the readout The situation is shown in Fig. 3 . This 'baseline shift" can be corrected if it is sufficiently stable with time. However, the baseline shift cuts into the available dynamic range at the output of the CCD. Therefore, the dark current imposes a practical lower limit on the readout clock frequency, and hence influences the usable level of analog multiplexing at the output. portion of a chamber read-out system using CCDs. Sixteen chamber wire signal channels are shown
Linearity
Linearity is a measure of how faithfully the output signals systematically reproduce the input amplitudes. Non-linearities can be tolerated if they are reasonably stable with time. If so, the nonlinearities can be measured (calibrated) and corrections can be applied to the output data.
Noise Level
Because a CCD is a clocked device, the output consists of a succession of voltage levels, each level lasting for one clock period. Noise that causes random variations in output level within a given clock period is generally negligible. The concern here is with noise processes that cause the levels to have a random uncertainty. For example, with a constant input voltage, the output levels during successive clock periods will differ from one another because of noise generated internally to the CCD during the transfer process. Because this noise is unpredictable and cannot be corrected, it represents a fundamental limit to amplitude resolution.
Dark Current
There are processes within the CCD that add charge to the quanta of signal being transported through the CCD. The amount of charge added is proportional to the time the signal is contained within the CCD. In the situation described in this paper, the clock frequency is suddenly lowered during the readout sequence. Thus, successive output levels (during the readout sequence) result from quantas of signal charge that have spent successively longer times within the CCD. The effect of dark current is to cause the output baseline (i.e., the output level that would correspond to a constant zero input signal Fig. 3 This shows the effects of CCD dark current at the output of the CCD during a read-in/readout sequence. The input (wire) signal is assumed to be held continuously at its zero level
Transfer Inefficieng
The transfer process within the CCD, whereby signal charge is shifted from one cell to the next, is not perfectly efficient. Consider a step function applied to the input such that the signal level changes abruptly between two transfer clock periods. Because of transfer inefficiency, the output signal is not a pure step; the total transition may require several clock periods at the output. The effect of transfer inefficiency, therefore, is a signal shape distortion. In the application to detector arrays, the result can be errors in determination of peak amplitude and timeof-arrival of input pulses. Corrections can be applied if the nature of the transfer inefficiency is known. chosen read-in frequency. Upon receipt of a shift frequency signal, the transfer clock generator shifts to the pre-selected readout frequency for n cycles, where n is the number of cells in the CCD.
Measurement Techniques
The event trigger simulates the detection of an event in a real application. The event trigger, synchronized with the clock, triggers the signal generator at a constant, but controllable, phase of the clock signal. The synchronized event trigger is also delayed by a pre-set number of clock cycles to cause the shift in transfer clock frenuency to occur; it also enables the ADC and starts the storage of the digital outputs of the ADC.
At the end of the sequence, the digital memory contains n 10-bit words of data. Thase data represent the complete set of information contained within the CCD at the instant the shift in clock frequency occurred. This includes the signal from the signal generator, which has been delayed by its passage through the CCD. The data are later transmitted to a digital computer for analysis.
Data Analysis
For dark-current measurements, the signal generator was disconnected, and the CCD input held at a constant voltage level. The baseline shift was determined by making a least-squares straight-line fit to the data acquired during the readout.
Noise determinations were made by calculating the rms deviation of the data acquired during the readout from the least-squares straight-line fit.
The linearity of the CCD was determined by measuring the output signal voltages resulting from pulse inputs of various amplitudes. A calibrated attenuator was used to vary the input signal, and the 10-bit ADC was used to measure the output voltages. Figure 5 shows an output signal resulting from a square pulse voltage signal applied to the input of the CCOD. (The variable delay shown in Fig. 4 is set so that the front edge of the input pulse occurs at 00 phase of the read-in transfer clock.) The deviations (deficits) from a square pulse signal at the output are due to transfer inefficiency. In order to get good statistics, it was necessary to combine the results of from 30 to 100 events. Since the computer took a fraction of a minute to calculate each event, the following procedure was used to remove the effects of various drifts in the system over this number of events. The signal generator was adjusted to generate a pulse that lasted no more than 20 clock periods. A straight-line fit was made, for each event, to the data in regions A and C of Fig. 5 . In region B, the differences between the actual data points and the straight-line were calculated and stored. For each clock period of region B, these differences were accumulated, then divided by the number of events. The result is an output pulse shape averaged over the total number of events, with effects owing to baseline shifts and drifts reduced.
Results of Measurements
Measurements were made on both the Fairchild 311 and 321. Only the results for the 321 are given here; results for the 311 are included elsewhere.3 A block diagram of the internal organization of the Fairchild CCD 321 is shown in Fig. 6 . The charge injection port consists of two gates and a diode. During operation, 4 is clocked to sample the input signal applied to the V input. VR is a dc reference potential, and the inje ted charge which is stored into the first well of the 455 cell register will be roughly proportional to VR-VI. Symmetrical clock pulses with about 7 nsec rise and fall times were used. Rise and fall times of the sample pulse were about 7 -nsec.
Linearity Measurements
Linearity measurements have been made using the four samples; similar results were obtained. Figure 8 It is found that the shift in the baseline due to daEk current is linear. Although the dark current at 25 C is given as 10 mV/msec in the data sheet, present measurements at room temperature indicate that its value is larger than that. Because a constant temperature chamber was not available, no precise dark-current measurements were taken. Fig. 13 
